A 5 ns 32 kb CMOS SRAM with Optimized Array Architecture and Its Peripheral Circuit是什么意思_A 5 ns 32 kb CMOS SRAM with Optimized Array Architecture and Its Peripheral Circuit在线翻译_英语_读音_用法_例句