A Method of Using the Karnaugy Map to Analyse the Sequential Logical Circuit

• 时序逻辑电路的卡诺图分析法