A New Method for the Design and Realization of the Minimizer for Combinational Logic Circuits

• 一种新的基于最小项逻辑优化的软件设计与实现