A New Mixed-mode Design of DCM Clock Delay Locked Loop

• 一种新型混合信号时钟延时锁定环电路设计