A Vera Modeling Verification Method in Integrated Circuit

• 一种基于Vera的集成电路建模验证方法