A programmed or designed hardware implementation of priority interrupt functions.

• 一种程控的或设计的硬件优先级中断功能的实现。