A typical VHDL design flow of PLD is introduced,and several optimize VHDL design methods are discussed in detail,which can implement specific logic function better and enhance device utilization rate.
英
美
- 叙述了可编程逻辑器件的VHDL语言典型设计流程,详细讨论了几种可更好地利用可编程逻辑器件实现特定逻辑功能以及提高器件利用率的VHDL优化设计方法。