Alternating reading and writing of the two SDRAM that generates the jointless transmission buffer is controlled by programmable logical device FPGA.

• 用可编程逻辑器件FPGA控制两片SDRAM交替读写,实现视频信号的无缝缓冲传输;