An efficient method to calculate the quasi-static capacitance of the via hole structure embedded in a multilayered dielectric media named Dimension Reduction Technique(DRT) is presented.

• 本文采用维数缩减技术(DRT)提取了多层介质中通孔结构的准静态电容参数。