Architecture Optimization of Word-length Booth Multiplier

• 双字节Booth乘法器的优化设计