Architecture-level verification can find failures in design flow early, which can greatly reduce loss.

• 体系结构级功能验证可以及早发现微处理器设计错误,减小错误对设计的影响。