As the timing margin is tight, the timing skews and jitters would make it difficult to synchronize among IC modules.

• 而造成时间上的相位误差和时脉抖动将使得同步这些数位电路变得更困难。