At last, this design of the decimator is implemented on FPGA hardware platform, and tested by oscilloscope and spectrum analyzer.

• 最后，采用系统硬件平台将程序写入FPGA芯片，利用示波器和频谱分析仪对设计的抽取器进行了频域和时域性能分析。