At the sub 90nm technology node, the gate oxide thickness is expected to be 12-15 Angstrom.

• 当半导体结点技术发展到小于90纳米时,栅氧化层厚度将减薄至12到15埃。