Code so cleverly designed to avoid the consumption of more FPGA hardware multiplier scarce resources.

• 代码设计巧妙，避免了消耗FPGA中比较稀缺的硬件乘法器资源。