Constant components and output opened ports in the result of high level synthesis lead to explicit redundancy in gate level technology mapping.

• 高级综合结果中常量元件和输出悬空端口导致门级工艺映射结果中存在显式冗余。