Design and Simulation of Bus Control Logic Based on VHDL

• 总线控制逻辑的VHDL设计仿真与测试