Design of PLL Frequency Synthesizer by the Method of Extreme Value Phase Margin

• 锁相跳频源的极值相位裕量设计法