Design of Sequential Logic Circuit by Redudent State Assignment

• 利用冗余态参与状态分配设计时序逻辑电路