Design of a Low Power Architecture for Floating-Point Adders

• 浮点加法器的低功耗结构设计