Exploiting clock circuit dynamical optimization using RLC interconnect model

• 用RLC互连线模型实现时钟电路的动态优化