Hierarchical Design Rule Checking Approach for IC Layout

• 分级式IC版图设计规则检查