High Level Synthesis Method for Clustered Register Transfer Level Architecture

• 面向分模块寄存器传输级结构的高层次综合方法