In many circuits, PLL must provide an output clock to follow the input clock closely.For high speed environments, the noises also rise up.
英
美
- 锁相迴路必须能够提供紧密跟随输入时脉的一个输出时脉讯号;而在高频环境时,时脉杂讯也随之增加。