Interconnection delay has become a dominant factor in IC design.

• 互连线时延是集成电路设计中非常重要的影响因素。