Keywords Parallel logic simulation;VHDL;Time warp protocol;Static partitioning;Dynamic load balancing;Rollback strategy;Synchronization mechanism;
英
美
- 并行逻辑模拟;VHDL;时间偏差协议;静态划分;动态负载平衡;回退策略;同步机制;