Modified Retiming for the Timing Optimization of High Speed Logic Circuits

• 一种用于高速逻辑电路综合优化的新算法