On Scan Chains Configuration for Reducing Test Time of Digital Integrated Circuits

• 减少数字集成电路测试时间的扫描链配置