One of Analog block, EEPROM, High-speed IO layout experience is preferred.

• 有模拟电路,EEPROM,高速IO版图设计任一经验者优先。