Operating at clock speed of 50 MHz in FPGA,the multiplier can meet the demand of DTR.

• 该乘法器在工作频率为50 MHz的FPGA芯片中工作正常,可以满足光盘的DTR要求。