Optimization of Architecture for Viterbi Decoder on RTL Design Stage

• Viterbi解码器RTL级设计优化