Other than VCO, the frequency divider is the design bottleneck for high-frequency PLL since the conventional flip-flop based structure is not suitable for high-speed operation.
英
美
- 除压控振荡器外,除频器是另一实现高频锁相迴路之设计瓶颈。