Realization of Sequential Logic Synthesis in RTL Synthesis System Design

• RTL综合系统设计中时序逻辑综合的实现方法