Sequential logic synthesis is an important part of RTL synthesis system design.

• 时序逻辑综合是RTL综合系统设计中的一个重要部分。