The IP core uses MASTER structure, supports WISHBONE classic cycle, advanced cycle, single read/write and block read/write.

• 电路采用MASTER结构，支持WISHBONE典型总线周期和改进总线周期以及单次读写和块读写周期。