The circuit verification of individual memory blocks can be effectively handled by the Symbolic Trajectory Evaluation (STE) approach.

• 然而，采用此技术面临两项极为严重的问题-大量的功率消耗及测试成本。