The core can be instantiated in the HDL capture of the FPGA design between the native waveform logic and the system bus.

• 核心可以用HDL来具化，HDL实现了本地波形逻辑和系统总线之间的FPGA设计。