The design of bus arbitrating logic on multiprocessor systems

• 多微处理器系统中总线仲裁逻辑的设计