The design of system of RTL Level is discripted by verilog HDL in the top-down way.

• 在设计过程中,用高级硬件描述语言verilog HDL 进行RTL 级描述。