The multiplier of circuit optimized by CSD coding and Wallace tree,effectively saves logic resources,and enhances the frequency.

• 并通过对乘法器采用CSD码和Wallace树进行优化；进一步减少逻辑资源；以及提高了整个模块的最高运行速度.