The paper presents a Verilog RTL model(VRM) for integrated circuits.

• 针对Verilog硬件描述语言 ；提出了一种在寄存器传输级 (registertransferlevel；RTL)上的电路模型VRM .