The system is designed with a parallel Analog-to-digital converter (ADC) architecture, also called time interleaving.

• 开关式前置放大器用来避免传统自动归零所需之非重叠控制信号与消除高速自动归零对输入端造成的干扰。