The transistor-level closed-loop simulation demonstrates the stable operation of the designed PLL.

• 最后在电晶体等级的闭路模拟中可得知所设计的锁相迴路有著稳定的表现。