This paper discusses the foundation and the application of reduced-dimension Karnaugh map in numeral logical circuit design.

• 摘要文章介绍了在数字逻辑电路设计中降维卡诺图的建立和应用。