This thesis is to describe the design of a high reliability Fault-Tolerant controller utilizing the Hardware Description Language(HDL).

• 摘要:本论文以硬体描述语言为基础，设计一组高可靠度的容错控制器架构。