To verify the model, a test circuit has been designed to simulate parasitical latch-up paths in CMOS devices and relevant parameters are reported.

• 为了实验验证该模型，设计了实验电路以模拟CMOS器件的寄生闭锁路径，给出了相应的参数。