With the rules of devices shrinking and devices floorplan optimized, the chip area is shrunk greatly, the price of design is reduced and the power dissipation is reduced.

• 通过对版图的缩小以及对器件重新优化布局规划，使芯片面积大大缩小，从而降低了设计成本，减少了器件的功耗。