universal-threshold-logic gates with complementary output

• 双输出通用阈值逻辑门