A Parallel Multiplier Configuration Suitable for VLSI Realization

• 一种适于VLSI实现的并行乘法器结构