Designing synchronours sequential logic circuits

• 同步时序逻辑电路设计新法